Changeset 55 for trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc
- Timestamp:
- Apr 1, 2026, 9:33:58 AM (5 weeks ago)
- Location:
- trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc
- Files:
-
- 23 edited
-
Legacy/stm32_hal_legacy.h (modified) (6 diffs)
-
stm32g4xx_hal_adc_ex.h (modified) (1 diff)
-
stm32g4xx_hal_crc.h (modified) (1 diff)
-
stm32g4xx_hal_dma_ex.h (modified) (2 diffs)
-
stm32g4xx_hal_exti.h (modified) (2 diffs)
-
stm32g4xx_hal_gpio.h (modified) (2 diffs)
-
stm32g4xx_hal_pcd.h (modified) (4 diffs)
-
stm32g4xx_hal_pwr.h (modified) (1 diff)
-
stm32g4xx_hal_pwr_ex.h (modified) (1 diff)
-
stm32g4xx_hal_rcc.h (modified) (1 diff)
-
stm32g4xx_hal_rcc_ex.h (modified) (2 diffs)
-
stm32g4xx_hal_rtc.h (modified) (3 diffs)
-
stm32g4xx_hal_uart.h (modified) (2 diffs)
-
stm32g4xx_ll_adc.h (modified) (8 diffs)
-
stm32g4xx_ll_crs.h (modified) (11 diffs)
-
stm32g4xx_ll_dmamux.h (modified) (69 diffs)
-
stm32g4xx_ll_gpio.h (modified) (13 diffs)
-
stm32g4xx_ll_iwdg.h (modified) (1 diff)
-
stm32g4xx_ll_lpuart.h (modified) (1 diff)
-
stm32g4xx_ll_rtc.h (modified) (191 diffs)
-
stm32g4xx_ll_spi.h (modified) (1 diff)
-
stm32g4xx_ll_usart.h (modified) (1 diff)
-
stm32g4xx_ll_usb.h (modified) (5 diffs)
Legend:
- Unmodified
- Added
- Removed
-
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
r20 r55 1280 1280 #define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 1281 1281 1282 #if defined(STM32H5) || defined(STM32H7RS) 1282 #if defined(STM32H5) || defined(STM32H7RS) || defined(STM32N6) 1283 1283 #define TAMP_SECRETDEVICE_ERASE_NONE TAMP_DEVICESECRETS_ERASE_NONE 1284 1284 #define TAMP_SECRETDEVICE_ERASE_BKP_SRAM TAMP_DEVICESECRETS_ERASE_BKPSRAM 1285 #endif /* STM32H5 || STM32H7RS */1285 #endif /* STM32H5 || STM32H7RS || STM32N6 */ 1286 1286 1287 1287 #if defined(STM32WBA) … … 1295 1295 #endif /* STM32WBA */ 1296 1296 1297 #if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) 1297 #if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) || defined(STM32N6) 1298 1298 #define TAMP_SECRETDEVICE_ERASE_DISABLE TAMP_DEVICESECRETS_ERASE_NONE 1299 1299 #define TAMP_SECRETDEVICE_ERASE_ENABLE TAMP_SECRETDEVICE_ERASE_ALL 1300 #endif /* STM32H5 || STM32WBA || STM32H7RS */1300 #endif /* STM32H5 || STM32WBA || STM32H7RS || STM32N6 */ 1301 1301 1302 1302 #if defined(STM32F7) … … 1482 1482 #endif 1483 1483 1484 #if defined(STM32U5) 1484 #if defined(STM32U5) || defined(STM32MP2) 1485 1485 #define OCREF_CLEAR_SELECT_Pos OCREF_CLEAR_SELECT_POS 1486 1486 #define OCREF_CLEAR_SELECT_Msk OCREF_CLEAR_SELECT_MSK … … 2030 2030 * @{ 2031 2031 */ 2032 #if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) 2032 #if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) || defined(STM32N6) 2033 2033 #define HAL_RTCEx_SetBoothardwareKey HAL_RTCEx_LockBootHardwareKey 2034 2034 #define HAL_RTCEx_BKUPBlock_Enable HAL_RTCEx_BKUPBlock 2035 2035 #define HAL_RTCEx_BKUPBlock_Disable HAL_RTCEx_BKUPUnblock 2036 2036 #define HAL_RTCEx_Erase_SecretDev_Conf HAL_RTCEx_ConfigEraseDeviceSecrets 2037 #endif /* STM32H5 || STM32WBA || STM32H7RS */2037 #endif /* STM32H5 || STM32WBA || STM32H7RS || STM32N6 */ 2038 2038 2039 2039 /** … … 3696 3696 3697 3697 #if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || \ 3698 defined(STM32WL) || defined(STM32C0) || defined(STM32H7RS) || defined(STM32U0)3698 defined(STM32WL) || defined(STM32C0) || defined(STM32N6) || defined(STM32H7RS) || defined(STM32U0) 3699 3699 #define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE 3700 3700 #else … … 3947 3947 #if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || \ 3948 3948 defined (STM32L4P5xx)|| defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || \ 3949 defined (STM32WBA) || defined (STM32H5) || defined (STM32C0) || defined (STM32H7RS) || defined (STM32U0) 3949 defined (STM32WBA) || defined (STM32H5) || defined (STM32C0) || defined (STM32N6) || defined (STM32H7RS) || \ 3950 defined (STM32U0) || defined (STM32U3) 3950 3951 #else 3951 3952 #define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h
r20 r55 828 828 #if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx) 829 829 #define ADC_BATTERY_VOLTAGE_INSTANCE(__HANDLE__) \ 830 ((((__HANDLE__)->Instance) != ADC2) ||(((__HANDLE__)->Instance) != ADC4))830 ((((__HANDLE__)->Instance) != ADC2) && (((__HANDLE__)->Instance) != ADC4)) 831 831 #elif defined(STM32G411xB) || defined(STM32G411xC) || defined(STM32G414xx) || defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx) || defined(STM32G471xx) 832 832 #define ADC_BATTERY_VOLTAGE_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) != ADC2) -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_crc.h
r20 r55 309 309 * @{ 310 310 */ 311 uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);312 uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);311 uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, const uint32_t pBuffer[], uint32_t BufferLength); 312 uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, const uint32_t pBuffer[], uint32_t BufferLength); 313 313 /** 314 314 * @} -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma_ex.h
r20 r55 196 196 /* ------------------------- REQUEST -----------------------------------------*/ 197 197 HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, 198 HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig);198 const HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig); 199 199 HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma); 200 200 HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma); … … 202 202 203 203 /* ------------------------- SYNCHRO -----------------------------------------*/ 204 HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig);204 HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, const HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig); 205 205 /* -------------------------------------------------------------------------- */ 206 206 -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_exti.h
r20 r55 273 273 */ 274 274 /* Configuration functions ****************************************************/ 275 HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);276 HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);277 HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti);275 HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef const *pExtiConfig); 276 HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef const *hexti, EXTI_ConfigTypeDef *pExtiConfig); 277 HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef const *hexti); 278 278 HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)); 279 279 HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine); … … 287 287 */ 288 288 /* IO operation functions *****************************************************/ 289 void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti);290 uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);291 void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);292 void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti);289 void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef const *hexti); 290 uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef const *hexti, uint32_t Edge); 291 void HAL_EXTI_ClearPending(EXTI_HandleTypeDef const *hexti, uint32_t Edge); 292 void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef const *hexti); 293 293 294 294 /** -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h
r20 r55 283 283 284 284 /* Initialization and de-initialization functions *****************************/ 285 void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef*GPIO_Init);285 void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef const *GPIO_Init); 286 286 void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin); 287 287 … … 296 296 297 297 /* IO operation functions *****************************************************/ 298 GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);298 GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef const *GPIOx, uint16_t GPIO_Pin); 299 299 void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState); 300 300 void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pcd.h
r20 r55 165 165 #define PCD_PHY_ULPI 1U 166 166 #define PCD_PHY_EMBEDDED 2U 167 #define PCD_HS_PHY_EMBEDDED 3U 167 168 #define PCD_PHY_UTMI 3U 168 169 /** … … 367 368 368 369 369 #define USB_WAKEUP_EXTI_LINE (0x1U << 18) /*!< USB FS EXTI Line WakeUp Interrupt */370 #define USB_WAKEUP_EXTI_LINE (0x1UL << 18) /*!< USB FS EXTI Line WakeUp Interrupt */ 370 371 371 372 … … 419 420 420 421 /******************** Bit definition for USB_COUNTn_RX register *************/ 421 #define USB_CNTRX_NBLK_MSK (0x1FU << 10)422 #define USB_CNTRX_BLSIZE (0x1U << 15)422 #define USB_CNTRX_NBLK_MSK (0x1FUL << 10) 423 #define USB_CNTRX_BLSIZE (0x1UL << 15) 423 424 424 425 /* SetENDPOINT */ … … 809 810 if ((wCount) == 0U) \ 810 811 { \ 811 *(pdwReg) |= USB_CNTRX_BLSIZE; \812 *(pdwReg) |= (uint16_t)USB_CNTRX_BLSIZE; \ 812 813 } \ 813 814 else if ((wCount) <= 62U) \ -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr.h
r20 r55 365 365 366 366 /* Peripheral Control functions ************************************************/ 367 HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);367 HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef const *sConfigPVD); 368 368 void HAL_PWR_EnablePVD(void); 369 369 void HAL_PWR_DisablePVD(void); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h
r20 r55 765 765 void HAL_PWREx_EnablePVM4(void); 766 766 void HAL_PWREx_DisablePVM4(void); 767 HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM);767 HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef const *sConfigPVM); 768 768 769 769 /* Low Power modes configuration functions ************************************/ -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h
r20 r55 3356 3356 /* Initialization and de-initialization functions ******************************/ 3357 3357 HAL_StatusTypeDef HAL_RCC_DeInit(void); 3358 HAL_StatusTypeDef HAL_RCC_OscConfig( RCC_OscInitTypeDef *RCC_OscInitStruct);3359 HAL_StatusTypeDef HAL_RCC_ClockConfig( RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);3358 HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct); 3359 HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency); 3360 3360 3361 3361 /** -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h
r20 r55 1269 1269 */ 1270 1270 1271 HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit);1271 HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef const *PeriphClkInit); 1272 1272 void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); 1273 1273 uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); … … 1297 1297 */ 1298 1298 1299 void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit);1299 void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef const *pInit); 1300 1300 void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); 1301 1301 void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rtc.h
r25 r55 823 823 /* RTC Time and Date functions ************************************************/ 824 824 HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); 825 HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);825 HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef const *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); 826 826 HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); 827 HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);827 HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef const *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); 828 828 void HAL_RTC_DST_Add1Hour(RTC_HandleTypeDef *hrtc); 829 829 void HAL_RTC_DST_Sub1Hour(RTC_HandleTypeDef *hrtc); 830 830 void HAL_RTC_DST_SetStoreOperation(RTC_HandleTypeDef *hrtc); 831 831 void HAL_RTC_DST_ClearStoreOperation(RTC_HandleTypeDef *hrtc); 832 uint32_t HAL_RTC_DST_ReadStoreOperation(RTC_HandleTypeDef *hrtc);832 uint32_t HAL_RTC_DST_ReadStoreOperation(RTC_HandleTypeDef const *hrtc); 833 833 /** 834 834 * @} … … 842 842 HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); 843 843 HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm); 844 HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format);844 HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef const *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format); 845 845 void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc); 846 846 HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); … … 863 863 */ 864 864 /* Peripheral State functions *************************************************/ 865 HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc);865 HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef const *hrtc); 866 866 /** 867 867 * @} -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h
r20 r55 48 48 uint32_t BaudRate; /*!< This member configures the UART communication baud rate. 49 49 The baud rate register is computed using the following formula: 50 LPUART: 51 ======= 50 @note For LPUART : 52 51 Baud Rate Register = ((256 * lpuart_ker_ckpres) / ((huart->Init.BaudRate))) 53 where lpuart_ker_ck_pres is the UART input clock divided by a prescaler 54 UART: 55 ===== 52 where lpuart_ker_ck_pres is the UART input clock divided by a prescaler. 53 @note For UART : 56 54 - If oversampling is 16 or in LIN mode, 57 55 Baud Rate Register = ((uart_ker_ckpres) / ((huart->Init.BaudRate))) … … 1289 1287 * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid) 1290 1288 */ 1291 #define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 18750001U)1289 #define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 18750000U) 1292 1290 1293 1291 /** @brief Check UART assertion time. -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h
r20 r55 82 82 #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos) 83 83 84 85 86 84 /* Internal mask for ADC group injected sequencer: */ 87 85 /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for: */ … … 107 105 #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ3_Pos) 108 106 #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS (ADC_JSQR_JSQ4_Pos) 109 110 111 107 112 108 /* Internal mask for ADC group regular trigger: */ … … 138 134 #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS (ADC_CFGR_EXTEN_Pos) 139 135 140 141 142 136 /* Internal mask for ADC group injected trigger: */ 143 137 /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for: */ … … 167 161 #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS (ADC_JSQR_JEXTSEL_Pos) 168 162 #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS (ADC_JSQR_JEXTEN_Pos) 169 170 171 172 173 174 163 175 164 /* Internal mask for ADC channel: */ … … 368 357 /* ADC internal channels related definitions */ 369 358 /* Internal voltage reference VrefInt */ 370 #define VREFINT_CAL_ADDR (( uint16_t*) (0x1FFF75AAUL)) /* Internal voltage reference, address of359 #define VREFINT_CAL_ADDR ((const uint16_t*) (0x1FFF75AAUL)) /* Internal voltage reference, address of 371 360 parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC 372 361 (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */ … … 375 364 (tolerance: +-10 mV) (unit: mV). */ 376 365 /* Temperature sensor */ 377 #define TEMPSENSOR_CAL1_ADDR (( uint16_t*) (0x1FFF75A8UL)) /* Address of parameter TS_CAL1: On STM32G4,366 #define TEMPSENSOR_CAL1_ADDR ((const uint16_t*) (0x1FFF75A8UL)) /* Address of parameter TS_CAL1: 378 367 temperature sensor ADC raw data acquired at temperature 30 DegC 379 368 (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */ 380 #define TEMPSENSOR_CAL2_ADDR (( uint16_t*) (0x1FFF75CAUL)) /* Address of parameter TS_CAL2: On STM32G4,381 temperature sensor ADC raw data acquired at temperature 1 10 DegC369 #define TEMPSENSOR_CAL2_ADDR ((const uint16_t*) (0x1FFF75CAUL)) /* Address of parameter TS_CAL2: 370 temperature sensor ADC raw data acquired at temperature 130 DegC 382 371 (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */ 383 372 #define TEMPSENSOR_CAL1_TEMP (30L) /* Temperature at which temperature sensor 384 373 has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR 385 374 (tolerance: +-5 DegC) (unit: DegC). */ 386 #define TEMPSENSOR_CAL2_TEMP (1 10L) /* Temperature at which temperature sensor375 #define TEMPSENSOR_CAL2_TEMP (130L) /* Temperature at which temperature sensor 387 376 has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR 388 377 (tolerance: +-5 DegC) (unit: DegC). */ … … 394 383 * @} 395 384 */ 396 397 385 398 386 /* Private macros ------------------------------------------------------------*/ … … 415 403 * @} 416 404 */ 417 418 405 419 406 /* Exported types ------------------------------------------------------------*/ -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_crs.h
r20 r55 7 7 * @attention 8 8 * 9 * Copyright (c) 201 8STMicroelectronics.9 * Copyright (c) 2019 STMicroelectronics. 10 10 * All rights reserved. 11 11 * … … 18 18 19 19 /* Define to prevent recursive inclusion -------------------------------------*/ 20 #ifndef __STM32G4xx_LL_CRS_H21 #define __STM32G4xx_LL_CRS_H20 #ifndef STM32G4xx_LL_CRS_H 21 #define STM32G4xx_LL_CRS_H 22 22 23 23 #ifdef __cplusplus … … 42 42 /* Private constants ---------------------------------------------------------*/ 43 43 /* Private macros ------------------------------------------------------------*/ 44 45 44 /* Exported types ------------------------------------------------------------*/ 46 45 /* Exported constants --------------------------------------------------------*/ … … 79 78 * @{ 80 79 */ 81 #define LL_CRS_SYNC_DIV_1 ((uint32_t)0x00U)/*!< Synchro Signal not divided (default) */80 #define LL_CRS_SYNC_DIV_1 0x00000000U /*!< Synchro Signal not divided (default) */ 82 81 #define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ 83 82 #define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ … … 94 93 * @{ 95 94 */ 96 #define LL_CRS_SYNC_SOURCE_GPIO ((uint32_t)0x00U)/*!< Synchro Signal source GPIO */95 #define LL_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ 97 96 #define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ 98 97 #define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ … … 104 103 * @{ 105 104 */ 106 #define LL_CRS_SYNC_POLARITY_RISING ((uint32_t)0x00U)/*!< Synchro Active on rising edge (default) */105 #define LL_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ 107 106 #define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ 108 107 /** … … 113 112 * @{ 114 113 */ 115 #define LL_CRS_FREQ_ERROR_DIR_UP ((uint32_t)0x00U)/*!< Upcounting direction, the actual frequency is above the target */116 #define LL_CRS_FREQ_ERROR_DIR_DOWN ((uint32_t)CRS_ISR_FEDIR)/*!< Downcounting direction, the actual frequency is below the target */114 #define LL_CRS_FREQ_ERROR_DIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ 115 #define LL_CRS_FREQ_ERROR_DIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ 117 116 /** 118 117 * @} … … 127 126 * and a synchronization signal frequency of 1 kHz (SOF signal from USB) 128 127 */ 129 #define LL_CRS_RELOADVALUE_DEFAULT ((uint32_t)0xBB7FU)128 #define LL_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU 130 129 131 130 /** 132 131 * @brief Reset value of Frequency error limit. 133 132 */ 134 #define LL_CRS_ERRORLIMIT_DEFAULT ((uint32_t)0x22U)133 #define LL_CRS_ERRORLIMIT_DEFAULT 0x00000022U 135 134 136 135 /** 137 136 * @brief Reset value of the HSI48 Calibration field 138 * @note The default value is 64, which corresponds to the middle of the trimming interval. 137 * @note The default value is 64, 138 * which corresponds to the middle of the trimming interval. 139 139 * The trimming step is specified in the product datasheet. 140 * A higher TRIM value corresponds to a higher output frequency 141 */ 142 #define LL_CRS_HSI48CALIBRATION_DEFAULT ((uint32_t)0x40U) 143 /** 144 * @} 145 */ 140 * A higher TRIM value corresponds to a higher output frequency. 141 */ 142 #define LL_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U 143 /** 144 * @} 145 */ 146 146 147 /** 147 148 * @} … … 441 442 * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 442 443 * @param Settings This parameter can be a combination of the following values: 443 * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 444 * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 444 * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 445 * or @ref LL_CRS_SYNC_DIV_8 or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 446 * or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 445 447 * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB 446 448 * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING … … 450 452 uint32_t ReloadValue, uint32_t Settings) 451 453 { 452 MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue); 454 MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue << CRS_CR_TRIM_Pos); 455 453 456 MODIFY_REG(CRS->CFGR, 454 457 CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, … … 778 781 #endif 779 782 780 #endif /* __STM32G4xx_LL_CRS_H */ 781 783 #endif /* STM32G4xx_LL_CRS_H */ -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dmamux.h
r20 r55 555 555 * @retval None 556 556 */ 557 __STATIC_INLINE void LL_DMAMUX_SetRequestID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request)557 __STATIC_INLINE void LL_DMAMUX_SetRequestID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request) 558 558 { 559 559 (void)(DMAMUXx); … … 705 705 * (*) Not on all G4 devices 706 706 */ 707 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)707 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 708 708 { 709 709 (void)(DMAMUXx); … … 735 735 * @retval None 736 736 */ 737 __STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb)737 __STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb) 738 738 { 739 739 (void)(DMAMUXx); … … 764 764 * @retval Between Min_Data = 1 and Max_Data = 32 765 765 */ 766 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)766 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 767 767 { 768 768 (void)(DMAMUXx); … … 798 798 * @retval None 799 799 */ 800 __STATIC_INLINE void LL_DMAMUX_SetSyncPolarity( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity)800 __STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity) 801 801 { 802 802 (void)(DMAMUXx); … … 831 831 * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING 832 832 */ 833 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)833 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 834 834 { 835 835 (void)(DMAMUXx); … … 860 860 * @retval None 861 861 */ 862 __STATIC_INLINE void LL_DMAMUX_EnableEventGeneration( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)862 __STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 863 863 { 864 864 (void)(DMAMUXx); … … 889 889 * @retval None 890 890 */ 891 __STATIC_INLINE void LL_DMAMUX_DisableEventGeneration( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)891 __STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 892 892 { 893 893 (void)(DMAMUXx); … … 918 918 * @retval State of bit (1 or 0). 919 919 */ 920 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)920 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 921 921 { 922 922 (void)(DMAMUXx); … … 947 947 * @retval None 948 948 */ 949 __STATIC_INLINE void LL_DMAMUX_EnableSync( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)949 __STATIC_INLINE void LL_DMAMUX_EnableSync(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 950 950 { 951 951 (void)(DMAMUXx); … … 976 976 * @retval None 977 977 */ 978 __STATIC_INLINE void LL_DMAMUX_DisableSync( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)978 __STATIC_INLINE void LL_DMAMUX_DisableSync(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 979 979 { 980 980 (void)(DMAMUXx); … … 1005 1005 * @retval State of bit (1 or 0). 1006 1006 */ 1007 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)1007 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 1008 1008 { 1009 1009 (void)(DMAMUXx); … … 1056 1056 * @retval None 1057 1057 */ 1058 __STATIC_INLINE void LL_DMAMUX_SetSyncID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID)1058 __STATIC_INLINE void LL_DMAMUX_SetSyncID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID) 1059 1059 { 1060 1060 (void)(DMAMUXx); … … 1106 1106 * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT 1107 1107 */ 1108 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)1108 __STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 1109 1109 { 1110 1110 (void)(DMAMUXx); … … 1123 1123 * @retval None 1124 1124 */ 1125 __STATIC_INLINE void LL_DMAMUX_EnableRequestGen( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1125 __STATIC_INLINE void LL_DMAMUX_EnableRequestGen(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1126 1126 { 1127 1127 (void)(DMAMUXx); … … 1140 1140 * @retval None 1141 1141 */ 1142 __STATIC_INLINE void LL_DMAMUX_DisableRequestGen( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1142 __STATIC_INLINE void LL_DMAMUX_DisableRequestGen(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1143 1143 { 1144 1144 (void)(DMAMUXx); … … 1157 1157 * @retval State of bit (1 or 0). 1158 1158 */ 1159 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1159 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1160 1160 { 1161 1161 (void)(DMAMUXx); … … 1179 1179 * @retval None 1180 1180 */ 1181 __STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel,1181 __STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, 1182 1182 uint32_t Polarity) 1183 1183 { … … 1202 1202 * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING 1203 1203 */ 1204 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1204 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1205 1205 { 1206 1206 UNUSED(DMAMUXx); … … 1222 1222 * @retval None 1223 1223 */ 1224 __STATIC_INLINE void LL_DMAMUX_SetGenRequestNb( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel,1224 __STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, 1225 1225 uint32_t RequestNb) 1226 1226 { … … 1241 1241 * @retval Between Min_Data = 1 and Max_Data = 32 1242 1242 */ 1243 __STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1243 __STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1244 1244 { 1245 1245 UNUSED(DMAMUXx); … … 1281 1281 * @retval None 1282 1282 */ 1283 __STATIC_INLINE void LL_DMAMUX_SetRequestSignalID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel,1283 __STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, 1284 1284 uint32_t RequestSignalID) 1285 1285 { … … 1321 1321 * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT 1322 1322 */ 1323 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1323 __STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1324 1324 { 1325 1325 UNUSED(DMAMUXx); … … 1342 1342 * @retval State of bit (1 or 0). 1343 1343 */ 1344 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0( DMAMUX_Channel_TypeDef *DMAMUXx)1344 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(const DMAMUX_Channel_TypeDef *DMAMUXx) 1345 1345 { 1346 1346 UNUSED(DMAMUXx); … … 1354 1354 * @retval State of bit (1 or 0). 1355 1355 */ 1356 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1( DMAMUX_Channel_TypeDef *DMAMUXx)1356 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(const DMAMUX_Channel_TypeDef *DMAMUXx) 1357 1357 { 1358 1358 UNUSED(DMAMUXx); … … 1366 1366 * @retval State of bit (1 or 0). 1367 1367 */ 1368 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2( DMAMUX_Channel_TypeDef *DMAMUXx)1368 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(const DMAMUX_Channel_TypeDef *DMAMUXx) 1369 1369 { 1370 1370 UNUSED(DMAMUXx); … … 1378 1378 * @retval State of bit (1 or 0). 1379 1379 */ 1380 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3( DMAMUX_Channel_TypeDef *DMAMUXx)1380 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(const DMAMUX_Channel_TypeDef *DMAMUXx) 1381 1381 { 1382 1382 UNUSED(DMAMUXx); … … 1390 1390 * @retval State of bit (1 or 0). 1391 1391 */ 1392 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4( DMAMUX_Channel_TypeDef *DMAMUXx)1392 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(const DMAMUX_Channel_TypeDef *DMAMUXx) 1393 1393 { 1394 1394 UNUSED(DMAMUXx); … … 1402 1402 * @retval State of bit (1 or 0). 1403 1403 */ 1404 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5( DMAMUX_Channel_TypeDef *DMAMUXx)1404 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(const DMAMUX_Channel_TypeDef *DMAMUXx) 1405 1405 { 1406 1406 UNUSED(DMAMUXx); … … 1414 1414 * @retval State of bit (1 or 0). 1415 1415 */ 1416 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6( DMAMUX_Channel_TypeDef *DMAMUXx)1416 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(const DMAMUX_Channel_TypeDef *DMAMUXx) 1417 1417 { 1418 1418 UNUSED(DMAMUXx); … … 1426 1426 * @retval State of bit (1 or 0). 1427 1427 */ 1428 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7( DMAMUX_Channel_TypeDef *DMAMUXx)1428 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(const DMAMUX_Channel_TypeDef *DMAMUXx) 1429 1429 { 1430 1430 UNUSED(DMAMUXx); … … 1438 1438 * @retval State of bit (1 or 0). 1439 1439 */ 1440 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8( DMAMUX_Channel_TypeDef *DMAMUXx)1440 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(const DMAMUX_Channel_TypeDef *DMAMUXx) 1441 1441 { 1442 1442 UNUSED(DMAMUXx); … … 1450 1450 * @retval State of bit (1 or 0). 1451 1451 */ 1452 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9( DMAMUX_Channel_TypeDef *DMAMUXx)1452 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(const DMAMUX_Channel_TypeDef *DMAMUXx) 1453 1453 { 1454 1454 UNUSED(DMAMUXx); … … 1462 1462 * @retval State of bit (1 or 0). 1463 1463 */ 1464 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10( DMAMUX_Channel_TypeDef *DMAMUXx)1464 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(const DMAMUX_Channel_TypeDef *DMAMUXx) 1465 1465 { 1466 1466 UNUSED(DMAMUXx); … … 1474 1474 * @retval State of bit (1 or 0). 1475 1475 */ 1476 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11( DMAMUX_Channel_TypeDef *DMAMUXx)1476 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(const DMAMUX_Channel_TypeDef *DMAMUXx) 1477 1477 { 1478 1478 UNUSED(DMAMUXx); … … 1487 1487 * @retval State of bit (1 or 0). 1488 1488 */ 1489 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO12( DMAMUX_Channel_TypeDef *DMAMUXx)1489 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO12(const DMAMUX_Channel_TypeDef *DMAMUXx) 1490 1490 { 1491 1491 UNUSED(DMAMUXx); … … 1501 1501 * @retval State of bit (1 or 0). 1502 1502 */ 1503 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO13( DMAMUX_Channel_TypeDef *DMAMUXx)1503 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO13(const DMAMUX_Channel_TypeDef *DMAMUXx) 1504 1504 { 1505 1505 UNUSED(DMAMUXx); … … 1515 1515 * @retval State of bit (1 or 0). 1516 1516 */ 1517 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO14( DMAMUX_Channel_TypeDef *DMAMUXx)1517 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO14(const DMAMUX_Channel_TypeDef *DMAMUXx) 1518 1518 { 1519 1519 UNUSED(DMAMUXx); … … 1529 1529 * @retval State of bit (1 or 0). 1530 1530 */ 1531 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO15( DMAMUX_Channel_TypeDef *DMAMUXx)1531 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO15(const DMAMUX_Channel_TypeDef *DMAMUXx) 1532 1532 { 1533 1533 UNUSED(DMAMUXx); … … 1542 1542 * @retval State of bit (1 or 0). 1543 1543 */ 1544 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0( DMAMUX_Channel_TypeDef *DMAMUXx)1544 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(const DMAMUX_Channel_TypeDef *DMAMUXx) 1545 1545 { 1546 1546 UNUSED(DMAMUXx); … … 1554 1554 * @retval State of bit (1 or 0). 1555 1555 */ 1556 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1( DMAMUX_Channel_TypeDef *DMAMUXx)1556 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(const DMAMUX_Channel_TypeDef *DMAMUXx) 1557 1557 { 1558 1558 UNUSED(DMAMUXx); … … 1566 1566 * @retval State of bit (1 or 0). 1567 1567 */ 1568 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2( DMAMUX_Channel_TypeDef *DMAMUXx)1568 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(const DMAMUX_Channel_TypeDef *DMAMUXx) 1569 1569 { 1570 1570 UNUSED(DMAMUXx); … … 1578 1578 * @retval State of bit (1 or 0). 1579 1579 */ 1580 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3( DMAMUX_Channel_TypeDef *DMAMUXx)1580 __STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(const DMAMUX_Channel_TypeDef *DMAMUXx) 1581 1581 { 1582 1582 UNUSED(DMAMUXx); … … 1590 1590 * @retval None 1591 1591 */ 1592 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0( DMAMUX_Channel_TypeDef *DMAMUXx)1592 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(const DMAMUX_Channel_TypeDef *DMAMUXx) 1593 1593 { 1594 1594 UNUSED(DMAMUXx); … … 1602 1602 * @retval None 1603 1603 */ 1604 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1( DMAMUX_Channel_TypeDef *DMAMUXx)1604 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(const DMAMUX_Channel_TypeDef *DMAMUXx) 1605 1605 { 1606 1606 UNUSED(DMAMUXx); … … 1614 1614 * @retval None 1615 1615 */ 1616 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2( DMAMUX_Channel_TypeDef *DMAMUXx)1616 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(const DMAMUX_Channel_TypeDef *DMAMUXx) 1617 1617 { 1618 1618 UNUSED(DMAMUXx); … … 1626 1626 * @retval None 1627 1627 */ 1628 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3( DMAMUX_Channel_TypeDef *DMAMUXx)1628 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(const DMAMUX_Channel_TypeDef *DMAMUXx) 1629 1629 { 1630 1630 UNUSED(DMAMUXx); … … 1638 1638 * @retval None 1639 1639 */ 1640 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4( DMAMUX_Channel_TypeDef *DMAMUXx)1640 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(const DMAMUX_Channel_TypeDef *DMAMUXx) 1641 1641 { 1642 1642 UNUSED(DMAMUXx); … … 1650 1650 * @retval None 1651 1651 */ 1652 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5( DMAMUX_Channel_TypeDef *DMAMUXx)1652 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(const DMAMUX_Channel_TypeDef *DMAMUXx) 1653 1653 { 1654 1654 UNUSED(DMAMUXx); … … 1662 1662 * @retval None 1663 1663 */ 1664 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6( DMAMUX_Channel_TypeDef *DMAMUXx)1664 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(const DMAMUX_Channel_TypeDef *DMAMUXx) 1665 1665 { 1666 1666 UNUSED(DMAMUXx); … … 1674 1674 * @retval None 1675 1675 */ 1676 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7( DMAMUX_Channel_TypeDef *DMAMUXx)1676 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(const DMAMUX_Channel_TypeDef *DMAMUXx) 1677 1677 { 1678 1678 UNUSED(DMAMUXx); … … 1686 1686 * @retval None 1687 1687 */ 1688 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8( DMAMUX_Channel_TypeDef *DMAMUXx)1688 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(const DMAMUX_Channel_TypeDef *DMAMUXx) 1689 1689 { 1690 1690 UNUSED(DMAMUXx); … … 1698 1698 * @retval None 1699 1699 */ 1700 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9( DMAMUX_Channel_TypeDef *DMAMUXx)1700 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(const DMAMUX_Channel_TypeDef *DMAMUXx) 1701 1701 { 1702 1702 UNUSED(DMAMUXx); … … 1710 1710 * @retval None 1711 1711 */ 1712 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10( DMAMUX_Channel_TypeDef *DMAMUXx)1712 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(const DMAMUX_Channel_TypeDef *DMAMUXx) 1713 1713 { 1714 1714 UNUSED(DMAMUXx); … … 1722 1722 * @retval None 1723 1723 */ 1724 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11( DMAMUX_Channel_TypeDef *DMAMUXx)1724 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(const DMAMUX_Channel_TypeDef *DMAMUXx) 1725 1725 { 1726 1726 UNUSED(DMAMUXx); … … 1735 1735 * @retval None 1736 1736 */ 1737 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO12( DMAMUX_Channel_TypeDef *DMAMUXx)1737 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO12(const DMAMUX_Channel_TypeDef *DMAMUXx) 1738 1738 { 1739 1739 UNUSED(DMAMUXx); … … 1749 1749 * @retval None 1750 1750 */ 1751 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO13( DMAMUX_Channel_TypeDef *DMAMUXx)1751 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO13(const DMAMUX_Channel_TypeDef *DMAMUXx) 1752 1752 { 1753 1753 UNUSED(DMAMUXx); … … 1763 1763 * @retval None 1764 1764 */ 1765 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO14( DMAMUX_Channel_TypeDef *DMAMUXx)1765 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO14(const DMAMUX_Channel_TypeDef *DMAMUXx) 1766 1766 { 1767 1767 UNUSED(DMAMUXx); … … 1777 1777 * @retval None 1778 1778 */ 1779 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO15( DMAMUX_Channel_TypeDef *DMAMUXx)1779 __STATIC_INLINE void LL_DMAMUX_ClearFlag_SO15(const DMAMUX_Channel_TypeDef *DMAMUXx) 1780 1780 { 1781 1781 UNUSED(DMAMUXx); … … 1790 1790 * @retval None 1791 1791 */ 1792 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0( DMAMUX_Channel_TypeDef *DMAMUXx)1792 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(const DMAMUX_Channel_TypeDef *DMAMUXx) 1793 1793 { 1794 1794 UNUSED(DMAMUXx); … … 1802 1802 * @retval None 1803 1803 */ 1804 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1( DMAMUX_Channel_TypeDef *DMAMUXx)1804 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(const DMAMUX_Channel_TypeDef *DMAMUXx) 1805 1805 { 1806 1806 UNUSED(DMAMUXx); … … 1814 1814 * @retval None 1815 1815 */ 1816 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2( DMAMUX_Channel_TypeDef *DMAMUXx)1816 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(const DMAMUX_Channel_TypeDef *DMAMUXx) 1817 1817 { 1818 1818 UNUSED(DMAMUXx); … … 1826 1826 * @retval None 1827 1827 */ 1828 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3( DMAMUX_Channel_TypeDef *DMAMUXx)1828 __STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(const DMAMUX_Channel_TypeDef *DMAMUXx) 1829 1829 { 1830 1830 UNUSED(DMAMUXx); … … 1863 1863 * @retval None 1864 1864 */ 1865 __STATIC_INLINE void LL_DMAMUX_EnableIT_SO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)1865 __STATIC_INLINE void LL_DMAMUX_EnableIT_SO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 1866 1866 { 1867 1867 (void)(DMAMUXx); … … 1892 1892 * @retval None 1893 1893 */ 1894 __STATIC_INLINE void LL_DMAMUX_DisableIT_SO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)1894 __STATIC_INLINE void LL_DMAMUX_DisableIT_SO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 1895 1895 { 1896 1896 (void)(DMAMUXx); … … 1921 1921 * @retval State of bit (1 or 0). 1922 1922 */ 1923 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)1923 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) 1924 1924 { 1925 1925 (void)(DMAMUXx); … … 1938 1938 * @retval None 1939 1939 */ 1940 __STATIC_INLINE void LL_DMAMUX_EnableIT_RGO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1940 __STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1941 1941 { 1942 1942 UNUSED(DMAMUXx); … … 1956 1956 * @retval None 1957 1957 */ 1958 __STATIC_INLINE void LL_DMAMUX_DisableIT_RGO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1958 __STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1959 1959 { 1960 1960 UNUSED(DMAMUXx); … … 1974 1974 * @retval State of bit (1 or 0). 1975 1975 */ 1976 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO( DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)1976 __STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(const DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) 1977 1977 { 1978 1978 UNUSED(DMAMUXx); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h
r20 r55 317 317 * @arg @ref LL_GPIO_MODE_ANALOG 318 318 */ 319 __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)319 __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef const *GPIOx, uint32_t Pin) 320 320 { 321 321 return (uint32_t)(READ_BIT(GPIOx->MODER, … … 386 386 * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN 387 387 */ 388 __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)388 __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef const *GPIOx, uint32_t Pin) 389 389 { 390 390 return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin)); … … 460 460 * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH 461 461 */ 462 __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)462 __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef const *GPIOx, uint32_t Pin) 463 463 { 464 464 return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, … … 526 526 * @arg @ref LL_GPIO_PULL_DOWN 527 527 */ 528 __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)528 __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef const *GPIOx, uint32_t Pin) 529 529 { 530 530 return (uint32_t)(READ_BIT(GPIOx->PUPDR, … … 603 603 * @arg @ref LL_GPIO_AF_15 604 604 */ 605 __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)605 __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef const *GPIOx, uint32_t Pin) 606 606 { 607 607 return (uint32_t)(READ_BIT(GPIOx->AFR[0], … … 681 681 * @arg @ref LL_GPIO_AF_15 682 682 */ 683 __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)683 __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef const *GPIOx, uint32_t Pin) 684 684 { 685 685 return (uint32_t)(READ_BIT(GPIOx->AFR[1], … … 752 752 * @retval State of bit (1 or 0). 753 753 */ 754 __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)754 __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef const *GPIOx, uint32_t PinMask) 755 755 { 756 756 return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL); … … 763 763 * @retval State of bit (1 or 0). 764 764 */ 765 __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)765 __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef const *GPIOx) 766 766 { 767 767 return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL); … … 782 782 * @retval Input data register value of port 783 783 */ 784 __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)784 __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef const *GPIOx) 785 785 { 786 786 return (uint32_t)(READ_REG(GPIOx->IDR)); … … 811 811 * @retval State of bit (1 or 0). 812 812 */ 813 __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)813 __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef const *GPIOx, uint32_t PinMask) 814 814 { 815 815 return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); … … 834 834 * @retval Output data register value of port 835 835 */ 836 __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)836 __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef const *GPIOx) 837 837 { 838 838 return (uint32_t)(READ_REG(GPIOx->ODR)); … … 863 863 * @retval State of bit (1 or 0). 864 864 */ 865 __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)865 __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef const *GPIOx, uint32_t PinMask) 866 866 { 867 867 return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL); … … 965 965 */ 966 966 967 ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx);967 ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef const *GPIOx); 968 968 ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); 969 969 void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_iwdg.h
r40 r55 309 309 * @retval State of bits (1 or 0). 310 310 */ 311 __STATIC_INLINE uint32_t LL_IWDG_IsReady( IWDG_TypeDef *IWDGx)311 __STATIC_INLINE uint32_t LL_IWDG_IsReady(const IWDG_TypeDef *IWDGx) 312 312 { 313 313 return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_lpuart.h
r20 r55 57 57 (uint16_t)64, 58 58 (uint16_t)128, 59 (uint16_t)256, 60 (uint16_t)256, 61 (uint16_t)256, 62 (uint16_t)256, 59 63 (uint16_t)256 60 64 }; -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rtc.h
r25 r55 824 824 * @arg @ref LL_RTC_HOURFORMAT_AMPM 825 825 */ 826 __STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)826 __STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef const *RTCx) 827 827 { 828 828 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT)); … … 856 856 * @arg @ref LL_RTC_ALARMOUT_WAKEUP 857 857 */ 858 __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx)858 __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef const *RTCx) 859 859 { 860 860 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_OSEL)); … … 883 883 * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL 884 884 */ 885 __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx)885 __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef const *RTCx) 886 886 { 887 887 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_TYPE)); … … 939 939 * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW 940 940 */ 941 __STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx)941 __STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef const *RTCx) 942 942 { 943 943 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_POL)); … … 973 973 * @retval State of bit (1 or 0). 974 974 */ 975 __STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)975 __STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef const *RTCx) 976 976 { 977 977 return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1U : 0U); … … 1034 1034 * @retval Value between Min_Data = 0 and Max_Data = 0x7F 1035 1035 */ 1036 __STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx)1036 __STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef const *RTCx) 1037 1037 { 1038 1038 return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos); … … 1045 1045 * @retval Value between Min_Data = 0 and Max_Data = 0x7FFF 1046 1046 */ 1047 __STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx)1047 __STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef const *RTCx) 1048 1048 { 1049 1049 return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S)); … … 1103 1103 * @retval State of bit (1 or 0). 1104 1104 */ 1105 __STATIC_INLINE uint32_t LL_RTC_IsTamperOutputEnabled(RTC_TypeDef *RTCx)1105 __STATIC_INLINE uint32_t LL_RTC_IsTamperOutputEnabled(RTC_TypeDef const *RTCx) 1106 1106 { 1107 1107 return ((READ_BIT(RTCx->CR, RTC_CR_TAMPOE) == (RTC_CR_TAMPOE)) ? 1U : 0U); … … 1136 1136 * @retval State of bit (1 or 0). 1137 1137 */ 1138 __STATIC_INLINE uint32_t LL_RTC_IsAlarmPullUpEnabled(RTC_TypeDef *RTCx)1138 __STATIC_INLINE uint32_t LL_RTC_IsAlarmPullUpEnabled(RTC_TypeDef const *RTCx) 1139 1139 { 1140 1140 return ((READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU) == (RTC_CR_TAMPALRM_PU)) ? 1U : 0U); … … 1172 1172 * @retval State of bit (1 or 0). 1173 1173 */ 1174 __STATIC_INLINE uint32_t LL_RTC_IsOutput2Enabled(RTC_TypeDef *RTCx)1174 __STATIC_INLINE uint32_t LL_RTC_IsOutput2Enabled(RTC_TypeDef const *RTCx) 1175 1175 { 1176 1176 return ((READ_BIT(RTCx->CR, RTC_CR_OUT2EN) == (RTC_CR_OUT2EN)) ? 1U : 0U); … … 1213 1213 * @arg @ref LL_RTC_TIME_FORMAT_PM 1214 1214 */ 1215 __STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx)1215 __STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef const *RTCx) 1216 1216 { 1217 1217 return (uint32_t)(READ_BIT(RTCx->TR, RTC_TR_PM)); … … 1248 1248 * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 1249 1249 */ 1250 __STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)1250 __STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef const *RTCx) 1251 1251 { 1252 1252 return (uint32_t)((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos); … … 1283 1283 * @retval Value between Min_Data=0x00 and Max_Data=0x59 1284 1284 */ 1285 __STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)1285 __STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef const *RTCx) 1286 1286 { 1287 1287 return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos); … … 1318 1318 * @retval Value between Min_Data=0x00 and Max_Data=0x59 1319 1319 */ 1320 __STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)1320 __STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef const *RTCx) 1321 1321 { 1322 1322 return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos); … … 1373 1373 * @retval Combination of hours, minutes and seconds (Format: 0x00HHMMSS). 1374 1374 */ 1375 __STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx)1375 __STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef const *RTCx) 1376 1376 { 1377 1377 uint32_t temp; … … 1413 1413 * @retval State of bit (1 or 0). 1414 1414 */ 1415 __STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx)1415 __STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef const *RTCx) 1416 1416 { 1417 1417 return ((READ_BIT(RTCx->CR, RTC_CR_BKP) == (RTC_CR_BKP)) ? 1U : 0U); … … 1455 1455 * @retval Sub second value (number between 0 and 65535) 1456 1456 */ 1457 __STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)1457 __STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef const *RTCx) 1458 1458 { 1459 1459 return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS)); … … 1512 1512 * @retval Value between Min_Data=0x00 and Max_Data=0x99 1513 1513 */ 1514 __STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)1514 __STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef const *RTCx) 1515 1515 { 1516 1516 return (uint32_t)((READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU))) >> RTC_DR_YU_Pos); … … 1551 1551 * @arg @ref LL_RTC_WEEKDAY_SUNDAY 1552 1552 */ 1553 __STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx)1553 __STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef const *RTCx) 1554 1554 { 1555 1555 return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos); … … 1605 1605 * @arg @ref LL_RTC_MONTH_DECEMBER 1606 1606 */ 1607 __STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)1607 __STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef const *RTCx) 1608 1608 { 1609 1609 return (uint32_t)((READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU))) >> RTC_DR_MU_Pos); … … 1635 1635 * @retval Value between Min_Data=0x01 and Max_Data=0x31 1636 1636 */ 1637 __STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)1637 __STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef const *RTCx) 1638 1638 { 1639 1639 return (uint32_t)((READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU))) >> RTC_DR_DU_Pos); … … 1704 1704 * @retval Combination of WeekDay, Day, Month and Year (Format: 0xWWDDMMYY). 1705 1705 */ 1706 __STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx)1706 __STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef const *RTCx) 1707 1707 { 1708 1708 uint32_t temp; … … 1783 1783 * @arg @ref LL_RTC_ALMA_MASK_ALL 1784 1784 */ 1785 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx)1785 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef const *RTCx) 1786 1786 { 1787 1787 return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1)); … … 1833 1833 * @retval Value between Min_Data=0x01 and Max_Data=0x31 1834 1834 */ 1835 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx)1835 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef const *RTCx) 1836 1836 { 1837 1837 return (uint32_t)((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU))) >> RTC_ALRMAR_DU_Pos); … … 1870 1870 * @arg @ref LL_RTC_WEEKDAY_SUNDAY 1871 1871 */ 1872 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx)1872 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef const *RTCx) 1873 1873 { 1874 1874 return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos); … … 1897 1897 * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM 1898 1898 */ 1899 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx)1899 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef const *RTCx) 1900 1900 { 1901 1901 return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_PM)); … … 1925 1925 * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 1926 1926 */ 1927 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx)1927 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef const *RTCx) 1928 1928 { 1929 1929 return (uint32_t)((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU))) >> RTC_ALRMAR_HU_Pos); … … 1953 1953 * @retval Value between Min_Data=0x00 and Max_Data=0x59 1954 1954 */ 1955 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx)1955 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef const *RTCx) 1956 1956 { 1957 1957 return (uint32_t)((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU))) >> RTC_ALRMAR_MNU_Pos); … … 1981 1981 * @retval Value between Min_Data=0x00 and Max_Data=0x59 1982 1982 */ 1983 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx)1983 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef const *RTCx) 1984 1984 { 1985 1985 return (uint32_t)((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU))) >> RTC_ALRMAR_SU_Pos); … … 2030 2030 * @retval Combination of hours, minutes and seconds. 2031 2031 */ 2032 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx)2032 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef const *RTCx) 2033 2033 { 2034 2034 return (uint32_t)((LL_RTC_ALMA_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMA_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMA_GetSecond(RTCx)); … … 2055 2055 * @retval Value between Min_Data=0x00 and Max_Data=0xF 2056 2056 */ 2057 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx)2057 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef const *RTCx) 2058 2058 { 2059 2059 return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS) >> RTC_ALRMASSR_MASKSS_Pos); … … 2078 2078 * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF 2079 2079 */ 2080 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx)2080 __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef const *RTCx) 2081 2081 { 2082 2082 return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_SS)); … … 2151 2151 * @arg @ref LL_RTC_ALMB_MASK_ALL 2152 2152 */ 2153 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef *RTCx)2153 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef const *RTCx) 2154 2154 { 2155 2155 return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1)); … … 2201 2201 * @retval Value between Min_Data=0x01 and Max_Data=0x31 2202 2202 */ 2203 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef *RTCx)2203 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef const *RTCx) 2204 2204 { 2205 2205 return (uint32_t)((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU))) >> RTC_ALRMBR_DU_Pos); … … 2238 2238 * @arg @ref LL_RTC_WEEKDAY_SUNDAY 2239 2239 */ 2240 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef *RTCx)2240 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef const *RTCx) 2241 2241 { 2242 2242 return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos); … … 2265 2265 * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM 2266 2266 */ 2267 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef *RTCx)2267 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef const *RTCx) 2268 2268 { 2269 2269 return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_PM)); … … 2293 2293 * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 2294 2294 */ 2295 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef *RTCx)2295 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef const *RTCx) 2296 2296 { 2297 2297 return (uint32_t)((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU))) >> RTC_ALRMBR_HU_Pos); … … 2321 2321 * @retval Value between Min_Data=0x00 and Max_Data=0x59 2322 2322 */ 2323 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef *RTCx)2323 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef const *RTCx) 2324 2324 { 2325 2325 return (uint32_t)((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU))) >> RTC_ALRMBR_MNU_Pos); … … 2349 2349 * @retval Value between Min_Data=0x00 and Max_Data=0x59 2350 2350 */ 2351 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef *RTCx)2351 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef const *RTCx) 2352 2352 { 2353 2353 return (uint32_t)((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU))) >> RTC_ALRMBR_SU_Pos); … … 2423 2423 * @retval Value between Min_Data=0x00 and Max_Data=0xF 2424 2424 */ 2425 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef *RTCx)2425 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef const *RTCx) 2426 2426 { 2427 2427 return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS) >> RTC_ALRMBSSR_MASKSS_Pos); … … 2446 2446 * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF 2447 2447 */ 2448 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef *RTCx)2448 __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef const *RTCx) 2449 2449 { 2450 2450 return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS)); … … 2532 2532 * @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING 2533 2533 */ 2534 __STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx)2534 __STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef const *RTCx) 2535 2535 { 2536 2536 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TSEDGE)); … … 2545 2545 * @arg @ref LL_RTC_TS_TIME_FORMAT_PM 2546 2546 */ 2547 __STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx)2547 __STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef const *RTCx) 2548 2548 { 2549 2549 return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_PM)); … … 2558 2558 * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 2559 2559 */ 2560 __STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx)2560 __STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef const *RTCx) 2561 2561 { 2562 2562 return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_HT | RTC_TSTR_HU) >> RTC_TSTR_HU_Pos); … … 2571 2571 * @retval Value between Min_Data=0x00 and Max_Data=0x59 2572 2572 */ 2573 __STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx)2573 __STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef const *RTCx) 2574 2574 { 2575 2575 return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_MNT | RTC_TSTR_MNU) >> RTC_TSTR_MNU_Pos); … … 2584 2584 * @retval Value between Min_Data=0x00 and Max_Data=0x59 2585 2585 */ 2586 __STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx)2586 __STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef const *RTCx) 2587 2587 { 2588 2588 return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_ST | RTC_TSTR_SU)); … … 2602 2602 * @retval Combination of hours, minutes and seconds. 2603 2603 */ 2604 __STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx)2604 __STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef const *RTCx) 2605 2605 { 2606 2606 return (uint32_t)(READ_BIT(RTCx->TSTR, … … 2621 2621 * @arg @ref LL_RTC_WEEKDAY_SUNDAY 2622 2622 */ 2623 __STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx)2623 __STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef const *RTCx) 2624 2624 { 2625 2625 return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU) >> RTC_TSDR_WDU_Pos); … … 2646 2646 * @arg @ref LL_RTC_MONTH_DECEMBER 2647 2647 */ 2648 __STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx)2648 __STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef const *RTCx) 2649 2649 { 2650 2650 return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_MT | RTC_TSDR_MU) >> RTC_TSDR_MU_Pos); … … 2659 2659 * @retval Value between Min_Data=0x01 and Max_Data=0x31 2660 2660 */ 2661 __STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx)2661 __STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef const *RTCx) 2662 2662 { 2663 2663 return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_DT | RTC_TSDR_DU)); … … 2676 2676 * @retval Combination of Weekday, Day and Month 2677 2677 */ 2678 __STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx)2678 __STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef const *RTCx) 2679 2679 { 2680 2680 return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU | RTC_TSDR_MT | RTC_TSDR_MU | RTC_TSDR_DT | RTC_TSDR_DU)); … … 2687 2687 * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF 2688 2688 */ 2689 __STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx)2689 __STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef const *RTCx) 2690 2690 { 2691 2691 return (uint32_t)(READ_BIT(RTCx->TSSSR, RTC_TSSSR_SS)); … … 2734 2734 * @retval None 2735 2735 */ 2736 __STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef *RTCx, uint32_t Tamper)2736 __STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef const *RTCx, uint32_t Tamper) 2737 2737 { 2738 2738 UNUSED(RTCx); … … 2751 2751 * @retval None 2752 2752 */ 2753 __STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef *RTCx, uint32_t Tamper)2753 __STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef const *RTCx, uint32_t Tamper) 2754 2754 { 2755 2755 UNUSED(RTCx); … … 2769 2769 * @retval None 2770 2770 */ 2771 __STATIC_INLINE void LL_RTC_TAMPER_EnableMask(RTC_TypeDef *RTCx, uint32_t Mask)2771 __STATIC_INLINE void LL_RTC_TAMPER_EnableMask(RTC_TypeDef const *RTCx, uint32_t Mask) 2772 2772 { 2773 2773 UNUSED(RTCx); … … 2786 2786 * @retval None 2787 2787 */ 2788 __STATIC_INLINE void LL_RTC_TAMPER_DisableMask(RTC_TypeDef *RTCx, uint32_t Mask)2788 __STATIC_INLINE void LL_RTC_TAMPER_DisableMask(RTC_TypeDef const *RTCx, uint32_t Mask) 2789 2789 { 2790 2790 UNUSED(RTCx); … … 2803 2803 * @retval None 2804 2804 */ 2805 __STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper)2805 __STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(RTC_TypeDef const *RTCx, uint32_t Tamper) 2806 2806 { 2807 2807 UNUSED(RTCx); … … 2820 2820 * @retval None 2821 2821 */ 2822 __STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper)2822 __STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(RTC_TypeDef const *RTCx, uint32_t Tamper) 2823 2823 { 2824 2824 UNUSED(RTCx); … … 2832 2832 * @retval None 2833 2833 */ 2834 __STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef *RTCx)2834 __STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef const *RTCx) 2835 2835 { 2836 2836 UNUSED(RTCx); … … 2844 2844 * @retval None 2845 2845 */ 2846 __STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef *RTCx)2846 __STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef const *RTCx) 2847 2847 { 2848 2848 UNUSED(RTCx); … … 2861 2861 * @retval None 2862 2862 */ 2863 __STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef *RTCx, uint32_t Duration)2863 __STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef const *RTCx, uint32_t Duration) 2864 2864 { 2865 2865 UNUSED(RTCx); … … 2877 2877 * @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK 2878 2878 */ 2879 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef *RTCx)2879 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef const *RTCx) 2880 2880 { 2881 2881 UNUSED(RTCx); … … 2894 2894 * @retval None 2895 2895 */ 2896 __STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef *RTCx, uint32_t FilterCount)2896 __STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef const *RTCx, uint32_t FilterCount) 2897 2897 { 2898 2898 UNUSED(RTCx); … … 2910 2910 * @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE 2911 2911 */ 2912 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef *RTCx)2912 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef const *RTCx) 2913 2913 { 2914 2914 UNUSED(RTCx); … … 2931 2931 * @retval None 2932 2932 */ 2933 __STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef *RTCx, uint32_t SamplingFreq)2933 __STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef const *RTCx, uint32_t SamplingFreq) 2934 2934 { 2935 2935 UNUSED(RTCx); … … 2951 2951 * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256 2952 2952 */ 2953 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef *RTCx)2953 __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef const *RTCx) 2954 2954 { 2955 2955 UNUSED(RTCx); … … 2968 2968 * @retval None 2969 2969 */ 2970 __STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)2970 __STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef const *RTCx, uint32_t Tamper) 2971 2971 { 2972 2972 UNUSED(RTCx); … … 2985 2985 * @retval None 2986 2986 */ 2987 __STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)2987 __STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef const *RTCx, uint32_t Tamper) 2988 2988 { 2989 2989 UNUSED(RTCx); … … 3020 3020 * @retval None 3021 3021 */ 3022 __STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Enable(RTC_TypeDef *RTCx, uint32_t InternalTamper)3022 __STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Enable(RTC_TypeDef const *RTCx, uint32_t InternalTamper) 3023 3023 { 3024 3024 UNUSED(RTCx); … … 3047 3047 * @retval None 3048 3048 */ 3049 __STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Disable(RTC_TypeDef *RTCx, uint32_t InternalTamper)3049 __STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Disable(RTC_TypeDef const *RTCx, uint32_t InternalTamper) 3050 3050 { 3051 3051 UNUSED(RTCx); … … 3092 3092 * @retval State of bit (1 or 0). 3093 3093 */ 3094 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx)3094 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef const *RTCx) 3095 3095 { 3096 3096 return ((READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) ? 1U : 0U); … … 3129 3129 * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT 3130 3130 */ 3131 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx)3131 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef const *RTCx) 3132 3132 { 3133 3133 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL)); … … 3153 3153 * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF 3154 3154 */ 3155 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx)3155 __STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef const *RTCx) 3156 3156 { 3157 3157 return (uint32_t)(READ_BIT(RTCx->WUTR, RTC_WUTR_WUT)); … … 3179 3179 * @retval None 3180 3180 */ 3181 __STATIC_INLINE void LL_RTC_BKP_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)3181 __STATIC_INLINE void LL_RTC_BKP_SetRegister(RTC_TypeDef const *RTCx, uint32_t BackupRegister, uint32_t Data) 3182 3182 { 3183 3183 __IO uint32_t *tmp; … … 3203 3203 * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF 3204 3204 */ 3205 __STATIC_INLINE uint32_t LL_RTC_BKP_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)3205 __STATIC_INLINE uint32_t LL_RTC_BKP_GetRegister(RTC_TypeDef const *RTCx, uint32_t BackupRegister) 3206 3206 { 3207 3207 const __IO uint32_t *tmp; … … 3250 3250 * @arg @ref LL_RTC_CALIB_OUTPUT_512HZ 3251 3251 */ 3252 __STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx)3252 __STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef const *RTCx) 3253 3253 { 3254 3254 return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL)); … … 3277 3277 * @retval State of bit (1 or 0). 3278 3278 */ 3279 __STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx)3279 __STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef const *RTCx) 3280 3280 { 3281 3281 return ((READ_BIT(RTCx->CALR, RTC_CALR_CALP) == (RTC_CALR_CALP)) ? 1U : 0U); … … 3310 3310 * @arg @ref LL_RTC_CALIB_PERIOD_8SEC 3311 3311 */ 3312 __STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx)3312 __STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef const *RTCx) 3313 3313 { 3314 3314 return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16)); … … 3335 3335 * @retval Value between Min_Data=0x00 and Max_Data= 0x1FF 3336 3336 */ 3337 __STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx)3337 __STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef const *RTCx) 3338 3338 { 3339 3339 return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALM)); … … 3354 3354 * @retval State of bit (1 or 0). 3355 3355 */ 3356 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITS(RTC_TypeDef *RTCx)3356 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITS(RTC_TypeDef const *RTCx) 3357 3357 { 3358 3358 return ((READ_BIT(RTCx->SR, RTC_SR_ITSF) == (RTC_SR_ITSF)) ? 1U : 0U); … … 3365 3365 * @retval State of bit (1 or 0). 3366 3366 */ 3367 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx)3367 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef const *RTCx) 3368 3368 { 3369 3369 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RECALPF) == (RTC_ICSR_RECALPF)) ? 1U : 0U); … … 3376 3376 * @retval State of bit (1 or 0). 3377 3377 */ 3378 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx)3378 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef const *RTCx) 3379 3379 { 3380 3380 return ((READ_BIT(RTCx->SR, RTC_SR_TSOVF) == (RTC_SR_TSOVF)) ? 1U : 0U); … … 3387 3387 * @retval State of bit (1 or 0). 3388 3388 */ 3389 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx)3389 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef const *RTCx) 3390 3390 { 3391 3391 return ((READ_BIT(RTCx->SR, RTC_SR_TSF) == (RTC_SR_TSF)) ? 1U : 0U); … … 3398 3398 * @retval State of bit (1 or 0). 3399 3399 */ 3400 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx)3400 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef const *RTCx) 3401 3401 { 3402 3402 return ((READ_BIT(RTCx->SR, RTC_SR_WUTF) == (RTC_SR_WUTF)) ? 1U : 0U); … … 3409 3409 * @retval State of bit (1 or 0). 3410 3410 */ 3411 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRB(RTC_TypeDef *RTCx)3411 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRB(RTC_TypeDef const *RTCx) 3412 3412 { 3413 3413 return ((READ_BIT(RTCx->SR, RTC_SR_ALRBF) == (RTC_SR_ALRBF)) ? 1U : 0U); … … 3420 3420 * @retval State of bit (1 or 0). 3421 3421 */ 3422 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx)3422 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef const *RTCx) 3423 3423 { 3424 3424 return ((READ_BIT(RTCx->SR, RTC_SR_ALRAF) == (RTC_SR_ALRAF)) ? 1U : 0U); … … 3497 3497 * @retval State of bit (1 or 0). 3498 3498 */ 3499 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)3499 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef const *RTCx) 3500 3500 { 3501 3501 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1U : 0U); … … 3508 3508 * @retval State of bit (1 or 0). 3509 3509 */ 3510 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)3510 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef const *RTCx) 3511 3511 { 3512 3512 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RSF) == (RTC_ICSR_RSF)) ? 1U : 0U); … … 3530 3530 * @retval State of bit (1 or 0). 3531 3531 */ 3532 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx)3532 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef const *RTCx) 3533 3533 { 3534 3534 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITS) == (RTC_ICSR_INITS)) ? 1U : 0U); … … 3541 3541 * @retval State of bit (1 or 0). 3542 3542 */ 3543 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx)3543 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef const *RTCx) 3544 3544 { 3545 3545 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_SHPF) == (RTC_ICSR_SHPF)) ? 1U : 0U); … … 3552 3552 * @retval State of bit (1 or 0). 3553 3553 */ 3554 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)3554 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef const *RTCx) 3555 3555 { 3556 3556 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_WUTWF) == (RTC_ICSR_WUTWF)) ? 1U : 0U); … … 3563 3563 * @retval State of bit (1 or 0). 3564 3564 */ 3565 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBW(RTC_TypeDef *RTCx)3565 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBW(RTC_TypeDef const *RTCx) 3566 3566 { 3567 3567 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRBWF) == (RTC_ICSR_ALRBWF)) ? 1U : 0U); … … 3574 3574 * @retval State of bit (1 or 0). 3575 3575 */ 3576 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx)3576 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef const *RTCx) 3577 3577 { 3578 3578 return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRAWF) == (RTC_ICSR_ALRAWF)) ? 1U : 0U); … … 3585 3585 * @retval State of bit (1 or 0). 3586 3586 */ 3587 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAM(RTC_TypeDef *RTCx)3587 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAM(RTC_TypeDef const *RTCx) 3588 3588 { 3589 3589 return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRAMF) == (RTC_MISR_ALRAMF)) ? 1U : 0U); … … 3596 3596 * @retval State of bit (1 or 0). 3597 3597 */ 3598 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBM(RTC_TypeDef *RTCx)3598 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBM(RTC_TypeDef const *RTCx) 3599 3599 { 3600 3600 return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRBMF) == (RTC_MISR_ALRBMF)) ? 1U : 0U); … … 3607 3607 * @retval State of bit (1 or 0). 3608 3608 */ 3609 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTM(RTC_TypeDef *RTCx)3609 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTM(RTC_TypeDef const *RTCx) 3610 3610 { 3611 3611 return ((READ_BIT(RTCx->MISR, RTC_MISR_WUTMF) == (RTC_MISR_WUTMF)) ? 1U : 0U); … … 3618 3618 * @retval State of bit (1 or 0). 3619 3619 */ 3620 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSM(RTC_TypeDef *RTCx)3620 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSM(RTC_TypeDef const *RTCx) 3621 3621 { 3622 3622 return ((READ_BIT(RTCx->MISR, RTC_MISR_TSMF) == (RTC_MISR_TSMF)) ? 1U : 0U); … … 3629 3629 * @retval State of bit (1 or 0). 3630 3630 */ 3631 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOVM(RTC_TypeDef *RTCx)3631 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOVM(RTC_TypeDef const *RTCx) 3632 3632 { 3633 3633 return ((READ_BIT(RTCx->MISR, RTC_MISR_TSOVMF) == (RTC_MISR_TSOVMF)) ? 1U : 0U); … … 3640 3640 * @retval State of bit (1 or 0). 3641 3641 */ 3642 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITSM(RTC_TypeDef *RTCx)3642 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITSM(RTC_TypeDef const *RTCx) 3643 3643 { 3644 3644 return ((READ_BIT(RTCx->MISR, RTC_MISR_ITSMF) == (RTC_MISR_ITSMF)) ? 1U : 0U); … … 3651 3651 * @retval State of bit (1 or 0). 3652 3652 */ 3653 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(RTC_TypeDef *RTCx)3653 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(RTC_TypeDef const *RTCx) 3654 3654 { 3655 3655 UNUSED(RTCx); … … 3663 3663 * @retval State of bit (1 or 0). 3664 3664 */ 3665 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(RTC_TypeDef *RTCx)3665 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(RTC_TypeDef const *RTCx) 3666 3666 { 3667 3667 UNUSED(RTCx); … … 3676 3676 * @retval State of bit (1 or 0). 3677 3677 */ 3678 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(RTC_TypeDef *RTCx)3678 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(RTC_TypeDef const *RTCx) 3679 3679 { 3680 3680 UNUSED(RTCx); … … 3700 3700 * @retval State of bit (1 or 0). 3701 3701 */ 3702 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP4(RTC_TypeDef *RTCx)3702 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP4(RTC_TypeDef const *RTCx) 3703 3703 { 3704 3704 UNUSED(RTCx); … … 3711 3711 * @retval State of bit (1 or 0). 3712 3712 */ 3713 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP5(RTC_TypeDef *RTCx)3713 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP5(RTC_TypeDef const *RTCx) 3714 3714 { 3715 3715 UNUSED(RTCx); … … 3722 3722 * @retval State of bit (1 or 0). 3723 3723 */ 3724 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP6(RTC_TypeDef *RTCx)3724 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP6(RTC_TypeDef const *RTCx) 3725 3725 { 3726 3726 UNUSED(RTCx); … … 3733 3733 * @retval State of bit (1 or 0). 3734 3734 */ 3735 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP7(RTC_TypeDef *RTCx)3735 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP7(RTC_TypeDef const *RTCx) 3736 3736 { 3737 3737 UNUSED(RTCx); … … 3744 3744 * @retval State of bit (1 or 0). 3745 3745 */ 3746 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP8(RTC_TypeDef *RTCx)3746 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP8(RTC_TypeDef const *RTCx) 3747 3747 { 3748 3748 UNUSED(RTCx); … … 3758 3758 * @retval State of bit (1 or 0). 3759 3759 */ 3760 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP1(RTC_TypeDef *RTCx)3760 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP1(RTC_TypeDef const *RTCx) 3761 3761 { 3762 3762 UNUSED(RTCx); … … 3772 3772 * @retval State of bit (1 or 0). 3773 3773 */ 3774 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP2(RTC_TypeDef *RTCx)3774 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP2(RTC_TypeDef const *RTCx) 3775 3775 { 3776 3776 UNUSED(RTCx); … … 3785 3785 * @retval State of bit (1 or 0). 3786 3786 */ 3787 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3(RTC_TypeDef *RTCx)3787 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3(RTC_TypeDef const *RTCx) 3788 3788 { 3789 3789 UNUSED(RTCx); … … 3797 3797 * @retval State of bit (1 or 0). 3798 3798 */ 3799 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4(RTC_TypeDef *RTCx)3799 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4(RTC_TypeDef const *RTCx) 3800 3800 { 3801 3801 UNUSED(RTCx); … … 3808 3808 * @retval State of bit (1 or 0). 3809 3809 */ 3810 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5(RTC_TypeDef *RTCx)3810 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5(RTC_TypeDef const *RTCx) 3811 3811 { 3812 3812 UNUSED(RTCx); … … 3821 3821 * @retval State of bit (1 or 0). 3822 3822 */ 3823 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6(RTC_TypeDef *RTCx)3823 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6(RTC_TypeDef const *RTCx) 3824 3824 { 3825 3825 UNUSED(RTCx); … … 3849 3849 * @retval State of bit (1 or 0). 3850 3850 */ 3851 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP8(RTC_TypeDef *RTCx)3851 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP8(RTC_TypeDef const *RTCx) 3852 3852 { 3853 3853 UNUSED(RTCx); … … 3960 3960 * @retval State of bit (1 or 0). 3961 3961 */ 3962 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1M(RTC_TypeDef *RTCx)3962 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1M(RTC_TypeDef const *RTCx) 3963 3963 { 3964 3964 UNUSED(RTCx); … … 3972 3972 * @retval State of bit (1 or 0). 3973 3973 */ 3974 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2M(RTC_TypeDef *RTCx)3974 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2M(RTC_TypeDef const *RTCx) 3975 3975 { 3976 3976 UNUSED(RTCx); … … 3985 3985 * @retval State of bit (1 or 0). 3986 3986 */ 3987 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3M(RTC_TypeDef *RTCx)3987 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3M(RTC_TypeDef const *RTCx) 3988 3988 { 3989 3989 UNUSED(RTCx); … … 4008 4008 * @retval State of bit (1 or 0). 4009 4009 */ 4010 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP4M(RTC_TypeDef *RTCx)4010 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP4M(RTC_TypeDef const *RTCx) 4011 4011 { 4012 4012 UNUSED(RTCx); … … 4019 4019 * @retval State of bit (1 or 0). 4020 4020 */ 4021 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP5M(RTC_TypeDef *RTCx)4021 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP5M(RTC_TypeDef const *RTCx) 4022 4022 { 4023 4023 UNUSED(RTCx); … … 4030 4030 * @retval State of bit (1 or 0). 4031 4031 */ 4032 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP6M(RTC_TypeDef *RTCx)4032 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP6M(RTC_TypeDef const *RTCx) 4033 4033 { 4034 4034 UNUSED(RTCx); … … 4041 4041 * @retval State of bit (1 or 0). 4042 4042 */ 4043 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP7M(RTC_TypeDef *RTCx)4043 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP7M(RTC_TypeDef const *RTCx) 4044 4044 { 4045 4045 UNUSED(RTCx); … … 4052 4052 * @retval State of bit (1 or 0). 4053 4053 */ 4054 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP8M(RTC_TypeDef *RTCx)4054 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP8M(RTC_TypeDef const *RTCx) 4055 4055 { 4056 4056 UNUSED(RTCx); … … 4066 4066 * @retval State of bit (1 or 0). 4067 4067 */ 4068 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP1M(RTC_TypeDef *RTCx)4068 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP1M(RTC_TypeDef const *RTCx) 4069 4069 { 4070 4070 UNUSED(RTCx); … … 4080 4080 * @retval State of bit (1 or 0). 4081 4081 */ 4082 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP2M(RTC_TypeDef *RTCx)4082 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP2M(RTC_TypeDef const *RTCx) 4083 4083 { 4084 4084 UNUSED(RTCx); … … 4093 4093 * @retval State of bit (1 or 0). 4094 4094 */ 4095 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3M(RTC_TypeDef *RTCx)4095 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3M(RTC_TypeDef const *RTCx) 4096 4096 { 4097 4097 UNUSED(RTCx); … … 4105 4105 * @retval State of bit (1 or 0). 4106 4106 */ 4107 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4M(RTC_TypeDef *RTCx)4107 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4M(RTC_TypeDef const *RTCx) 4108 4108 { 4109 4109 UNUSED(RTCx); … … 4117 4117 * @retval State of bit (1 or 0). 4118 4118 */ 4119 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5M(RTC_TypeDef *RTCx)4119 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5M(RTC_TypeDef const *RTCx) 4120 4120 { 4121 4121 UNUSED(RTCx); … … 4130 4130 * @retval State of bit (1 or 0). 4131 4131 */ 4132 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6M(RTC_TypeDef *RTCx)4132 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6M(RTC_TypeDef const *RTCx) 4133 4133 { 4134 4134 UNUSED(RTCx); … … 4158 4158 * @retval State of bit (1 or 0). 4159 4159 */ 4160 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP8M(RTC_TypeDef *RTCx)4160 __STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP8M(RTC_TypeDef const *RTCx) 4161 4161 { 4162 4162 UNUSED(RTCx); … … 4171 4171 * @retval None 4172 4172 */ 4173 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(RTC_TypeDef *RTCx)4173 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(RTC_TypeDef const *RTCx) 4174 4174 { 4175 4175 UNUSED(RTCx); … … 4183 4183 * @retval None 4184 4184 */ 4185 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(RTC_TypeDef *RTCx)4185 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(RTC_TypeDef const *RTCx) 4186 4186 { 4187 4187 UNUSED(RTCx); … … 4196 4196 * @retval None 4197 4197 */ 4198 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(RTC_TypeDef *RTCx)4198 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(RTC_TypeDef const *RTCx) 4199 4199 { 4200 4200 UNUSED(RTCx); … … 4219 4219 * @retval None 4220 4220 */ 4221 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP4(RTC_TypeDef *RTCx)4221 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP4(RTC_TypeDef const *RTCx) 4222 4222 { 4223 4223 UNUSED(RTCx); … … 4230 4230 * @retval None 4231 4231 */ 4232 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP5(RTC_TypeDef *RTCx)4232 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP5(RTC_TypeDef const *RTCx) 4233 4233 { 4234 4234 UNUSED(RTCx); … … 4241 4241 * @retval None 4242 4242 */ 4243 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP6(RTC_TypeDef *RTCx)4243 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP6(RTC_TypeDef const *RTCx) 4244 4244 { 4245 4245 UNUSED(RTCx); … … 4252 4252 * @retval None 4253 4253 */ 4254 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP7(RTC_TypeDef *RTCx)4254 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP7(RTC_TypeDef const *RTCx) 4255 4255 { 4256 4256 UNUSED(RTCx); … … 4263 4263 * @retval None 4264 4264 */ 4265 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP8(RTC_TypeDef *RTCx)4265 __STATIC_INLINE void LL_RTC_ClearFlag_TAMP8(RTC_TypeDef const *RTCx) 4266 4266 { 4267 4267 UNUSED(RTCx); … … 4278 4278 * @retval None 4279 4279 */ 4280 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP1(RTC_TypeDef *RTCx)4280 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP1(RTC_TypeDef const *RTCx) 4281 4281 { 4282 4282 UNUSED(RTCx); … … 4292 4292 * @retval None 4293 4293 */ 4294 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP2(RTC_TypeDef *RTCx)4294 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP2(RTC_TypeDef const *RTCx) 4295 4295 { 4296 4296 UNUSED(RTCx); … … 4305 4305 * @retval None 4306 4306 */ 4307 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP3(RTC_TypeDef *RTCx)4307 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP3(RTC_TypeDef const *RTCx) 4308 4308 { 4309 4309 UNUSED(RTCx); … … 4317 4317 * @retval None 4318 4318 */ 4319 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP4(RTC_TypeDef *RTCx)4319 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP4(RTC_TypeDef const *RTCx) 4320 4320 { 4321 4321 UNUSED(RTCx); … … 4329 4329 * @retval None 4330 4330 */ 4331 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP5(RTC_TypeDef *RTCx)4331 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP5(RTC_TypeDef const *RTCx) 4332 4332 { 4333 4333 UNUSED(RTCx); … … 4342 4342 * @retval None 4343 4343 */ 4344 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP6(RTC_TypeDef *RTCx)4344 __STATIC_INLINE void LL_RTC_ClearFlag_ITAMP6(RTC_TypeDef const *RTCx) 4345 4345 { 4346 4346 UNUSED(RTCx); … … 4487 4487 * @retval State of bit (1 or 0). 4488 4488 */ 4489 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx)4489 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef const *RTCx) 4490 4490 { 4491 4491 return ((READ_BIT(RTCx->CR, RTC_CR_TSIE) == (RTC_CR_TSIE)) ? 1U : 0U); … … 4498 4498 * @retval State of bit (1 or 0). 4499 4499 */ 4500 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx)4500 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef const *RTCx) 4501 4501 { 4502 4502 return ((READ_BIT(RTCx->CR, RTC_CR_WUTIE) == (RTC_CR_WUTIE)) ? 1U : 0U); … … 4509 4509 * @retval State of bit (1 or 0). 4510 4510 */ 4511 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRB(RTC_TypeDef *RTCx)4511 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRB(RTC_TypeDef const *RTCx) 4512 4512 { 4513 4513 return ((READ_BIT(RTCx->CR, RTC_CR_ALRBIE) == (RTC_CR_ALRBIE)) ? 1U : 0U); … … 4520 4520 * @retval State of bit (1 or 0). 4521 4521 */ 4522 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx)4522 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef const *RTCx) 4523 4523 { 4524 4524 return ((READ_BIT(RTCx->CR, RTC_CR_ALRAIE) == (RTC_CR_ALRAIE)) ? 1U : 0U); … … 4531 4531 * @retval None 4532 4532 */ 4533 __STATIC_INLINE void LL_RTC_EnableIT_TAMP1(RTC_TypeDef *RTCx)4533 __STATIC_INLINE void LL_RTC_EnableIT_TAMP1(RTC_TypeDef const *RTCx) 4534 4534 { 4535 4535 UNUSED(RTCx); … … 4543 4543 * @retval None 4544 4544 */ 4545 __STATIC_INLINE void LL_RTC_DisableIT_TAMP1(RTC_TypeDef *RTCx)4545 __STATIC_INLINE void LL_RTC_DisableIT_TAMP1(RTC_TypeDef const *RTCx) 4546 4546 { 4547 4547 UNUSED(RTCx); … … 4555 4555 * @retval None 4556 4556 */ 4557 __STATIC_INLINE void LL_RTC_EnableIT_TAMP2(RTC_TypeDef *RTCx)4557 __STATIC_INLINE void LL_RTC_EnableIT_TAMP2(RTC_TypeDef const *RTCx) 4558 4558 { 4559 4559 UNUSED(RTCx); … … 4567 4567 * @retval None 4568 4568 */ 4569 __STATIC_INLINE void LL_RTC_DisableIT_TAMP2(RTC_TypeDef *RTCx)4569 __STATIC_INLINE void LL_RTC_DisableIT_TAMP2(RTC_TypeDef const *RTCx) 4570 4570 { 4571 4571 UNUSED(RTCx); … … 4580 4580 * @retval None 4581 4581 */ 4582 __STATIC_INLINE void LL_RTC_EnableIT_TAMP3(RTC_TypeDef *RTCx)4582 __STATIC_INLINE void LL_RTC_EnableIT_TAMP3(RTC_TypeDef const *RTCx) 4583 4583 { 4584 4584 UNUSED(RTCx); … … 4591 4591 * @retval None 4592 4592 */ 4593 __STATIC_INLINE void LL_RTC_DisableIT_TAMP3(RTC_TypeDef *RTCx)4593 __STATIC_INLINE void LL_RTC_DisableIT_TAMP3(RTC_TypeDef const *RTCx) 4594 4594 { 4595 4595 UNUSED(RTCx); … … 4625 4625 * @retval None 4626 4626 */ 4627 __STATIC_INLINE void LL_RTC_EnableIT_TAMP4(RTC_TypeDef *RTCx)4627 __STATIC_INLINE void LL_RTC_EnableIT_TAMP4(RTC_TypeDef const *RTCx) 4628 4628 { 4629 4629 UNUSED(RTCx); … … 4636 4636 * @retval None 4637 4637 */ 4638 __STATIC_INLINE void LL_RTC_DisableIT_TAMP4(RTC_TypeDef *RTCx)4638 __STATIC_INLINE void LL_RTC_DisableIT_TAMP4(RTC_TypeDef const *RTCx) 4639 4639 { 4640 4640 UNUSED(RTCx); … … 4648 4648 * @retval None 4649 4649 */ 4650 __STATIC_INLINE void LL_RTC_EnableIT_TAMP5(RTC_TypeDef *RTCx)4650 __STATIC_INLINE void LL_RTC_EnableIT_TAMP5(RTC_TypeDef const *RTCx) 4651 4651 { 4652 4652 UNUSED(RTCx); … … 4659 4659 * @retval None 4660 4660 */ 4661 __STATIC_INLINE void LL_RTC_DisableIT_TAMP5(RTC_TypeDef *RTCx)4661 __STATIC_INLINE void LL_RTC_DisableIT_TAMP5(RTC_TypeDef const *RTCx) 4662 4662 { 4663 4663 UNUSED(RTCx); … … 4671 4671 * @retval None 4672 4672 */ 4673 __STATIC_INLINE void LL_RTC_EnableIT_TAMP6(RTC_TypeDef *RTCx)4673 __STATIC_INLINE void LL_RTC_EnableIT_TAMP6(RTC_TypeDef const *RTCx) 4674 4674 { 4675 4675 UNUSED(RTCx); … … 4682 4682 * @retval None 4683 4683 */ 4684 __STATIC_INLINE void LL_RTC_DisableIT_TAMP6(RTC_TypeDef *RTCx)4684 __STATIC_INLINE void LL_RTC_DisableIT_TAMP6(RTC_TypeDef const *RTCx) 4685 4685 { 4686 4686 UNUSED(RTCx); … … 4694 4694 * @retval None 4695 4695 */ 4696 __STATIC_INLINE void LL_RTC_EnableIT_TAMP7(RTC_TypeDef *RTCx)4696 __STATIC_INLINE void LL_RTC_EnableIT_TAMP7(RTC_TypeDef const *RTCx) 4697 4697 { 4698 4698 UNUSED(RTCx); … … 4705 4705 * @retval None 4706 4706 */ 4707 __STATIC_INLINE void LL_RTC_DisableIT_TAMP7(RTC_TypeDef *RTCx)4707 __STATIC_INLINE void LL_RTC_DisableIT_TAMP7(RTC_TypeDef const *RTCx) 4708 4708 { 4709 4709 UNUSED(RTCx); … … 4717 4717 * @retval None 4718 4718 */ 4719 __STATIC_INLINE void LL_RTC_EnableIT_TAMP8(RTC_TypeDef *RTCx)4719 __STATIC_INLINE void LL_RTC_EnableIT_TAMP8(RTC_TypeDef const *RTCx) 4720 4720 { 4721 4721 UNUSED(RTCx); … … 4728 4728 * @retval None 4729 4729 */ 4730 __STATIC_INLINE void LL_RTC_DisableIT_TAMP8(RTC_TypeDef *RTCx)4730 __STATIC_INLINE void LL_RTC_DisableIT_TAMP8(RTC_TypeDef const *RTCx) 4731 4731 { 4732 4732 UNUSED(RTCx); … … 4929 4929 * @retval None 4930 4930 */ 4931 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP1(RTC_TypeDef *RTCx)4931 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP1(RTC_TypeDef const *RTCx) 4932 4932 { 4933 4933 UNUSED(RTCx); … … 4940 4940 * @retval None 4941 4941 */ 4942 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP1(RTC_TypeDef *RTCx)4942 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP1(RTC_TypeDef const *RTCx) 4943 4943 { 4944 4944 UNUSED(RTCx); … … 4954 4954 * @retval None 4955 4955 */ 4956 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP2(RTC_TypeDef *RTCx)4956 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP2(RTC_TypeDef const *RTCx) 4957 4957 { 4958 4958 UNUSED(RTCx); … … 4965 4965 * @retval None 4966 4966 */ 4967 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP2(RTC_TypeDef *RTCx)4967 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP2(RTC_TypeDef const *RTCx) 4968 4968 { 4969 4969 UNUSED(RTCx); … … 4978 4978 * @retval None 4979 4979 */ 4980 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP3(RTC_TypeDef *RTCx)4980 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP3(RTC_TypeDef const *RTCx) 4981 4981 { 4982 4982 UNUSED(RTCx); … … 4989 4989 * @retval None 4990 4990 */ 4991 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP3(RTC_TypeDef *RTCx)4991 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP3(RTC_TypeDef const *RTCx) 4992 4992 { 4993 4993 UNUSED(RTCx); … … 5001 5001 * @retval None 5002 5002 */ 5003 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP4(RTC_TypeDef *RTCx)5003 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP4(RTC_TypeDef const *RTCx) 5004 5004 { 5005 5005 UNUSED(RTCx); … … 5012 5012 * @retval None 5013 5013 */ 5014 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP4(RTC_TypeDef *RTCx)5014 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP4(RTC_TypeDef const *RTCx) 5015 5015 { 5016 5016 UNUSED(RTCx); … … 5024 5024 * @retval None 5025 5025 */ 5026 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP5(RTC_TypeDef *RTCx)5026 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP5(RTC_TypeDef const *RTCx) 5027 5027 { 5028 5028 UNUSED(RTCx); … … 5035 5035 * @retval None 5036 5036 */ 5037 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP5(RTC_TypeDef *RTCx)5037 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP5(RTC_TypeDef const *RTCx) 5038 5038 { 5039 5039 UNUSED(RTCx); … … 5048 5048 * @retval None 5049 5049 */ 5050 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP6(RTC_TypeDef *RTCx)5050 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP6(RTC_TypeDef const *RTCx) 5051 5051 { 5052 5052 UNUSED(RTCx); … … 5059 5059 * @retval None 5060 5060 */ 5061 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP6(RTC_TypeDef *RTCx)5061 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP6(RTC_TypeDef const *RTCx) 5062 5062 { 5063 5063 UNUSED(RTCx); … … 5100 5100 * @retval None 5101 5101 */ 5102 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP8(RTC_TypeDef *RTCx)5102 __STATIC_INLINE void LL_RTC_EnableIT_ITAMP8(RTC_TypeDef const *RTCx) 5103 5103 { 5104 5104 UNUSED(RTCx); … … 5111 5111 * @retval None 5112 5112 */ 5113 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP8(RTC_TypeDef *RTCx)5113 __STATIC_INLINE void LL_RTC_DisableIT_ITAMP8(RTC_TypeDef const *RTCx) 5114 5114 { 5115 5115 UNUSED(RTCx); … … 5310 5310 * @retval State of bit (1 or 0). 5311 5311 */ 5312 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP1(RTC_TypeDef *RTCx)5312 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP1(RTC_TypeDef const *RTCx) 5313 5313 { 5314 5314 UNUSED(RTCx); … … 5322 5322 * @retval State of bit (1 or 0). 5323 5323 */ 5324 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP2(RTC_TypeDef *RTCx)5324 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP2(RTC_TypeDef const *RTCx) 5325 5325 { 5326 5326 UNUSED(RTCx); … … 5336 5336 * @retval State of bit (1 or 0). 5337 5337 */ 5338 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP3(RTC_TypeDef *RTCx)5338 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP3(RTC_TypeDef const *RTCx) 5339 5339 { 5340 5340 UNUSED(RTCx); … … 5360 5360 * @retval State of bit (1 or 0). 5361 5361 */ 5362 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP4(RTC_TypeDef *RTCx)5362 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP4(RTC_TypeDef const *RTCx) 5363 5363 { 5364 5364 UNUSED(RTCx); … … 5371 5371 * @retval State of bit (1 or 0). 5372 5372 */ 5373 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP5(RTC_TypeDef *RTCx)5373 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP5(RTC_TypeDef const *RTCx) 5374 5374 { 5375 5375 UNUSED(RTCx); … … 5382 5382 * @retval State of bit (1 or 0). 5383 5383 */ 5384 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP6(RTC_TypeDef *RTCx)5384 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP6(RTC_TypeDef const *RTCx) 5385 5385 { 5386 5386 UNUSED(RTCx); … … 5393 5393 * @retval State of bit (1 or 0). 5394 5394 */ 5395 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP7(RTC_TypeDef *RTCx)5395 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP7(RTC_TypeDef const *RTCx) 5396 5396 { 5397 5397 UNUSED(RTCx); … … 5404 5404 * @retval State of bit (1 or 0). 5405 5405 */ 5406 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP8(RTC_TypeDef *RTCx)5406 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP8(RTC_TypeDef const *RTCx) 5407 5407 { 5408 5408 UNUSED(RTCx); … … 5420 5420 * @retval State of bit (1 or 0). 5421 5421 */ 5422 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP1(RTC_TypeDef *RTCx)5422 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP1(RTC_TypeDef const *RTCx) 5423 5423 { 5424 5424 UNUSED(RTCx); … … 5434 5434 * @retval State of bit (1 or 0). 5435 5435 */ 5436 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP2(RTC_TypeDef *RTCx)5436 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP2(RTC_TypeDef const *RTCx) 5437 5437 { 5438 5438 UNUSED(RTCx); … … 5447 5447 * @retval State of bit (1 or 0). 5448 5448 */ 5449 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP3(RTC_TypeDef *RTCx)5449 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP3(RTC_TypeDef const *RTCx) 5450 5450 { 5451 5451 UNUSED(RTCx); … … 5458 5458 * @retval State of bit (1 or 0). 5459 5459 */ 5460 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP4(RTC_TypeDef *RTCx)5460 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP4(RTC_TypeDef const *RTCx) 5461 5461 { 5462 5462 UNUSED(RTCx); … … 5470 5470 * @retval State of bit (1 or 0). 5471 5471 */ 5472 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP5(RTC_TypeDef *RTCx)5472 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP5(RTC_TypeDef const *RTCx) 5473 5473 { 5474 5474 UNUSED(RTCx); … … 5483 5483 * @retval State of bit (1 or 0). 5484 5484 */ 5485 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP6(RTC_TypeDef *RTCx)5485 __STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP6(RTC_TypeDef const *RTCx) 5486 5486 { 5487 5487 UNUSED(RTCx); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_spi.h
r20 r55 2268 2268 2269 2269 ErrorStatus LL_I2S_DeInit(const SPI_TypeDef *SPIx); 2270 ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct);2270 ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx,const LL_I2S_InitTypeDef *I2S_InitStruct); 2271 2271 void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct); 2272 2272 void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity); -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h
r20 r55 57 57 64UL, 58 58 128UL, 59 256UL, 60 256UL, 61 256UL, 62 256UL, 59 63 256UL 60 64 }; -
trunk/fw_g473rct/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usb.h
r20 r55 76 76 } USB_CfgTypeDef; 77 77 78 #if defined (HAL_PCD_MODULE_ENABLED) 78 79 typedef struct 79 80 { … … 120 121 uint8_t xfer_fill_db; /*!< double buffer Need to Fill new buffer used with bulk_in */ 121 122 } USB_EPTypeDef; 123 #endif /* defined (HAL_PCD_MODULE_ENABLED) */ 122 124 123 125 /* Exported constants --------------------------------------------------------*/ … … 162 164 163 165 #ifndef USB_EP_RX_STRX 164 #define USB_EP_RX_STRX (0x3U << 12)166 #define USB_EP_RX_STRX (0x3UL << 12) 165 167 #endif /* USB_EP_RX_STRX */ 166 168 … … 187 189 188 190 189 HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg);191 HAL_StatusTypeDef USB_CoreInit(USB_TypeDef const *USBx, USB_CfgTypeDef cfg); 190 192 HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg); 191 193 HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx); 192 194 HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx); 193 HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode);195 HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef const *USBx, USB_ModeTypeDef mode); 194 196 195 197 HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx); … … 240 242 #endif /* __cplusplus */ 241 243 242 243 244 #endif /* STM32G4xx_LL_USB_H */
Note:
See TracChangeset
for help on using the changeset viewer.
