source: trunk/simulation/t2-PSpiceFiles/SCHEMATIC1/SCHEMATIC1.als@ 10

Last change on this file since 10 was 1, checked in by f.jahn, 3 years ago
File size: 1.0 KB
RevLine 
[1]1.ALIASES
2V_V1 V1(+=N16302 -=0 ) CN @T2.SCHEMATIC1(sch_1):INS14649@SOURCE.VDC.Normal(chips)
3X_M1 M1(d=N16585 g=N16298 s=N16302 ) CN @T2.SCHEMATIC1(sch_1):INS14702@BREAKOUT.POWER_NMOS_P.Normal(chips)
4C_C1 C1(1=N16660 2=N16585 ) CN @T2.SCHEMATIC1(sch_1):INS14782@ANALOG.C.Normal(chips)
5R_R1 R1(1=0 2=N15213 ) CN @T2.SCHEMATIC1(sch_1):INS15169@ANALOG.R.Normal(chips)
6R_R2 R2(1=N15213 2=N15205 ) CN @T2.SCHEMATIC1(sch_1):INS15185@ANALOG.R.Normal(chips)
7X_U1 U1(A=N16302 C=N16585 CAP=N16660 DGATE=N16298 EN_UVLO=N16703 GND=0 HGATE=N17461 OUT=0 OV=0 PAD=PAD SW=N15205
8+VS=N16585 VSNS=N16302 ) CN @T2.SCHEMATIC1(sch_1):INS15735@T2.LM74810-Q1_TRANS_9.Normal(chips)
9V_V2 V2(+=N16703 -=0 ) CN @T2.SCHEMATIC1(sch_1):INS16687@SOURCE.VDC.Normal(chips)
10R_R3 R3(1=0 2=N16585 ) CN @T2.SCHEMATIC1(sch_1):INS16763@ANALOG.R.Normal(chips)
11R_R5 R5(1=0 2=N17461 ) CN @T2.SCHEMATIC1(sch_1):INS17419@ANALOG.R.Normal(chips)
12_ _(GND_0=0)
13.ENDALIASES
Note: See TracBrowser for help on using the repository browser.